Implement a digital design in RTL based on a MATLAB model provided by the customer. The RTL and the verification environment were made in VHDL. The design was verified by means of simulation. The digital design was also evaluated by developing C-code in a bare-metal environment design, using an FPGA development board. Development of ARP drivers and preparation of automated testing. Lastly, all verification results were documented.