Project Reference: end-of-life ASIC to FPGA